FreeCAD: master 109a961e

Author Committer Branch Timestamp Parent
yorik yorik master 2014-03-08 17:37:21 master 71bc500a
Changeset Draft: Fixed bug in Wire-to-Bspline conversion
mod - src/Mod/Draft/DraftTools.py Diff File