FreeCAD: master 0408aa4a

Author Committer Branch Timestamp Parent
yorik yorik master 2016-12-28 17:30:38 master 1d3df20b
Changeset Draft: Fixed bug in wire offsets
mod - src/Mod/Draft/Draft.py Diff File
mod - src/Mod/Draft/DraftGeomUtils.py Diff File